This is the verilog code and testbench I developed in my master thesis, Efficient Ray Tracing of Sparse Voxel Octrees on an FPGA. The raycaster modules should be relatively clean, but it's not very ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback