How to implement AES-128 - Source code in description (Verilog and C++)
4:38
YouTubeConor Nolan
How to implement AES-128 - Source code in description (Verilog and C++)
Computer and Electronic Engineering - Final Year Project: Hardware implementation of the Advanced Encryption Standard in Cipher Block-Chain mode (AES128-CBC) on a 100MHz Xilinx FPGA and tested using Vivado Design Studio and Microblaze. Brief explanation of algorithm flow, how the project was delivered and performance results. Findings ...
4.9K viewsJun 14, 2019
Verilog Tutorial
Digital Versus Analog: Inverter Modeling, Unpacked #vlsi #coding #asicdesign
1:07
Digital Versus Analog: Inverter Modeling, Unpacked #vlsi #coding #asicdesign
YouTubeCadence Design Systems
568 views1 week ago
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
YouTubeSly Fox electronics
614 views4 months ago
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
1:24
Difference between Data types of Verilog and SystemVerilog #cadence #chipdesign
YouTubeCadence Design Systems
16 views1 month ago
Top videos
AES encryption on FPGA
2:54
AES encryption on FPGA
YouTubeHasan Alhussain
2.1K viewsDec 16, 2021
AES 128 Advanced Encryption Standard - Encryption and Decryption Verilog Code Project Demo
3:04
AES 128 Advanced Encryption Standard - Encryption and Decryption Verilog Code Project Demo
YouTubeCoding VLSI VietNam
829 viewsAug 5, 2023
AES decryption on FPGA
1:41
AES decryption on FPGA
YouTubeHasan Alhussain
1.2K viewsDec 16, 2021
Verilog Examples
FSM Coding in Verilog | Mealy & Moore FSM Design | Verilog HDL Example | Part-2 (Coding)
21:03
FSM Coding in Verilog | Mealy & Moore FSM Design | Verilog HDL Example | Part-2 (Coding)
YouTubeALL ABOUT VLSI
3.1K views7 months ago
Verilog Event Scheduler & System Tasks Explained with Examples | Verilog full course |All about VLSI
38:53
Verilog Event Scheduler & System Tasks Explained with Examples | Verilog full course |All about VLSI
YouTubeALL ABOUT VLSI
5.3K views8 months ago
Verilog Data Types Explained | reg, net, integer, real, time | Verilog Tutorial for Beginners
49:06
Verilog Data Types Explained | reg, net, integer, real, time | Verilog Tutorial for Beginners
YouTubeALL ABOUT VLSI
22.5K views9 months ago
AES encryption on FPGA
2:54
AES encryption on FPGA
2.1K viewsDec 16, 2021
YouTubeHasan Alhussain
AES 128 Advanced Encryption Standard - Encryption and Decryption Verilog Code Project Demo
3:04
AES 128 Advanced Encryption Standard - Encryption and Decryption Verilog Code Project Demo
829 viewsAug 5, 2023
YouTubeCoding VLSI VietNam
AES decryption on FPGA
1:41
AES decryption on FPGA
1.2K viewsDec 16, 2021
YouTubeHasan Alhussain
AES s box using verilog coding
3:25
AES s box using verilog coding
1.9K viewsJul 7, 2016
YouTubeSD Pro Solutions Pvt Ltd
Đồ án AES 128 bit code verilog || Coding VLSI Vietnam
2:10
Đồ án AES 128 bit code verilog || Coding VLSI Vietnam
936 viewsJan 25, 2025
YouTubeCoding VLSI VietNam
【BIT课程设计】用Verilog设计AES加密器（128位）
4:24
【BIT课程设计】用Verilog设计AES加密器（128位）
4K viewsNov 24, 2021
bilibili喝美式的范安迪
OPEN SOURCE CODE-ADVANCED ENCRYPTION STANDARD FOR IMAGE PROCESSING
3:44
OPEN SOURCE CODE-ADVANCED ENCRYPTION STANDARD FOR IMAGE PROCESSING
518 viewsJan 11, 2022
YouTubeVERILOG COURSE TEAM
1:03
Synthesizable vs Non Synthesizable Verilog #cadence #chipdesign
1.9K views1 month ago
YouTubeCadence Design Systems
0:23
Building a Full Adder the Smart Way 🧠⚡ | Verilog Design Using Half Adders (Simulation + RTL)
614 views4 months ago
YouTubeSly Fox electronics
2:34
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
109 views2 months ago
YouTubeChip Logic Studio
4:40
Advanced Encryption Standard (AES): Design and development procedures using Cryptool 2.1
406 viewsApr 13, 2025
YouTubeWan Azim
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
123 views2 months ago
YouTubeChip Logic Studio
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
126 views2 months ago
YouTubeChip Logic Studio
2:31
Finite State Machine (FSM) in Verilog | Code, Testbench & Simulation Explained
86 views2 months ago
YouTubeChip Logic Studio
2:52
Verilog Counter Code with Testbench & Simulation | Complete Tutorial for Beginners
678 views3 months ago
YouTubeChip Logic Studio
4:56
Encryption Explained | AES Algorithm Basic Theory | Cyber Security
241 views5 months ago
YouTubeTech SwirlPool
2:57
2-bit Adder to 4-bit Adder in Verilog | Structural Modeling + Testbench + Simulation
1.5K views3 months ago
YouTubeChip Logic Studio
See more
Static thumbnail place holder